

Question Bank. 2


Q.1) With the help of ac equivalent circuit, derive the expressions for input impedance, output impedance & vty gain for a CS amplifier with bypassed R_s
(Assume self biasing used)

Q.2 Q.1 For vty divider biasing

Q.3- Z_i, Z_o, A_v for CS configuration voltage divider biasing unbypassed R_s .

Q.4 With the help of ac equivalent ckt, derive the expressions for i/p impe, o/p impe. & vty gain for the ~~CS~~ source follower configuration.
(Assume self biasing used)

Q.5) For the circuit shown, determine the output vty V_o & o/p resi.



Q.6) Compare CS, CD & CC amplifier with all its parameters.

Q.7) Design an amplifier with CE configuration with the specification,

$$h_{fe} = 220, h_{ie} = 2.7 \text{ k}\Omega$$

$$h_{oe} = h_{re} = 0, S_{ico} \leq 10$$

Amplifier having,
 $(A_v) \geq 180, r_{io} = 3 \text{ k}\Omega, V_{CC} = 18 \text{ V}$

$$f_L \leq 20 \text{ Hz}$$

Q.8) Design un-bypassed single stage RC coupled amplifier.

Given,

$$V_{CE} = 9 \text{ V}, h_{fe} = 100, A_v = 10$$

$$V_o(\text{p-p}) = 5 \text{ V}, R_L = 4.5 \text{ k}\Omega, f_L = 125 \text{ Hz}$$

Q.9) Design a C-E amplifier with v_{be} divider bias (self bias) that uses silicon transistor with $I_E = 1.53 \text{ mA}$, $V_{BE} = 0.6 \text{ V}$, $V_{CE} = 22.5 \text{ V}$ & $R_C = 5.6 \text{ k}\Omega$.

It's desired to establish an Q-point at $V_{CE} = 12 \text{ V}$, $I_C = 1.5 \text{ mA}$ & a stability factor = 3.

Q.10) Design a single stage RC coupled CE amplifier using BJT with following specifications to meet the following spec of an amplifier.

$$h_{fe} = 300, h_{ie} = 2.2 \text{ k}\Omega$$

$$h_{oe}, h_{re} = 0$$

$$|A_v| \geq 200, S_{100} \leq 10, V_o = 5 \text{ V}_{rms}$$

$$V_{ce} = 20 \text{ V}, f = 30 \text{ Hz}$$


Q.11) Design a single stage CE ampl'r to meet, $|A_v| \geq 120, S_{100} \leq 10, f_L = 15 \text{ Hz}$
 $V_o = 3 \text{ V}$. Assume suitable V_{CC} .

Q.12) Write short note on Common drain amplifier circuit & applications.

Q.13) Write short note on Common gate amplifier circuit & applications.

Q.14) Draw small signal model of JFET & explain significance of each parameter.

Q.15) For the Fixed bias configuration, Find g_m & voltage gain A_v .



$$I_{DSS} = 10 \text{ mA}$$


$$V_p = -8 \text{ V}$$

$$V_{AS} = -2 \text{ V}$$

$$I_D = 5.625 \text{ mA}$$

$$\gamma_{os} = 40 \text{ uS}$$

Q.167 Calculate A_v , R_i & R_o if $|V_p| = 4V$,
 $I_{DSS} = 7mA$, $r_d = 50k$, $g_{m0} = 5000\mu S$



Q.17) For CS Amplifier using fixed bias configuration as shown, the Q-point is, $I_{DQ} = 6mA$ & $V_{DSQ} = -2V$.

$I_{DSS} = 10mA$, $V_p = -7V$ respectively.

$Y_{os} = 40\mu S$.

Calculate ① g_m ② r_d ③ Z_i ④ Z_o ⑤ A_v .


Q.18) For JFET amplifier shown,

$r_d = 60k$, $V_p = 3.9V$ &

$(I_{DSS}) = 10mA$, IF $|V_{DSQ}| = 9.24V$


②

Calculate the v_o/v_s gain of the circuit.




Q.197 Calculate voltage gain of the given ckt.


$$g_m = 2.5 \text{ mS} \quad \text{and } r_d = 500 \text{ k}$$



Q-24) Determine Z_i , Z_o , A_v for a N/w




Q-25) Calculate A_v , Z_i , Z_o for a given ckt.




Q-26) Draw d-c equivalent ckt for viny divider biasing with JFET amplifier bypassed. Calculate A_v , Z_i & Z_o .

Q-27) Write a short note on
 ① I_{DSS} ② r_d ③ g_{mo} ④ I_{DSS} ⑤ V_p .

Q-24) Determine Z_i , Z_o , A_v for a N/W



Q-25) Calculate A_v , Z_i , Z_o for a given ckt.




Q-26) Draw d-c equivalent ckt for viny divider biasing with JFET amplr bypassed R_s & Calculate A_v , Z_i & Z_o .

Q-27) Write a short note on

- ① g_m
- ② r_d
- ③ g_{m0}
- ④ I_{BSS}
- ⑤ V_p

Q.28) Derive the eqⁿ for A_{VS} for the given configuration.




Q.29) Discuss difference betⁿ C_s & C_D amplifier.

Q.30) Discuss difference betⁿ C_s & C_D amplifier.

Q.31) Discuss difference betⁿ C_s & C_D amplifier.

Q.32) Why C_D configuration is called as source follower circuit? Explain.

Q.33) Design a single stage C_s amplifier
 For $A_V = 10$, $V_o = 2.5 \text{ V rms}$, $V_s = 2 \text{ V}$
 at freq 20 Hz. Use FET BFV-11.




(Mutual char of BJT-11)

- Q-34) In the design of CE amplifier why should R_E is large &
- Q-35) Why R_E is always smaller than R_L in CE configuration.
- Q-36) What should be the minimum value of I_E & V_E to be selected for good bias stability.
- Q-37) Design single stage CE amplifier for mutual characteristics shown.

$$V_{DD} = +24V, R_L = 120K, R_E = 100K$$

$$\text{Assume } g_m = 6000$$



Q.38) Discuss the role of coupling capacitors & bypass capacitor in AC amplifier ckt.

Q.39) Design a single stage RC coupled

CE amplifier at lower freq range
 $10\text{ Hz} - 20\text{ kHz}$ to give V_{th} gain
 $A_v \geq 100$ with $S = 10$ & $V_{CC} = 2.5\text{ V (cm)}$

Q.40) For a ckt calculate V_o & R_o .

